



JPN

PATENT

-1-

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

Chaitanya Palusa et al.

Application No.: 09/873,016

Filed: May 30, 2001

For: DELAY SETTINGS FOR A WIDE-RANGE, HIGH-PRECISION DELAY-LOCKED LOOP AND A DELAY LOCKED LOOP IMPLEMENTATION USING THESE SETTINGS

Confirmation No.: 3233

Group Art Unit: 2631

Examiner: Khanh C. Tran

**SUBMISSION OF REPLACEMENT
FORMAL DRAWINGS**

353 Sacramento Street, Suite 2200
San Francisco, CA 94111
(415) 772-4900

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope, addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on January 31, 2006.

STALLMAN & POLLOCK LLP

Dated: 01/31/06 By: Lana T. Brenner
Lana T. Brenner

Commissioner for Patents
MAIL STOP ISSUE FEE

P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Applicant encloses five (5) sheets of formal drawings corresponding identically to the informal drawings filed with the above-identified U.S. patent application. Applicant requests that the formal drawings be substituted for the original-filed informal drawings.

Respectfully submitted,

STALLMAN & POLLOCK LLP

By: Michael J. Pollock
Michael J. Pollock
Reg. No. 29,098

Attorneys for Applicant(s)

Atty Docket No.: ALNC-9400